Cadence and TSMC Advance 7nm FinFET designs for mobile and HPC platforms
Published: 7 November 2016 - Sarah Mead
Cadence Design Systems has announced several important deliveries in its collaboration with TSMC to advance 7nm FinFET designs for mobile and high-performance computing (HPC) platforms. As a result of the joint work, Cadence® digital, signoff and custom/analog tools have achieved certification for the latest Design Rule Manual (DRM) and SPICE for the TSMC 7nm process. In addition, a new process design kit (PDK) enabling customers to achieve optimal power, performance and area (PPA) is now available. Cadence has also made enhancements to the 7nm Custom Design Reference Flow and library characterisation flow. These design tool advancements have enabled Cadence to accelerate initial deliveries of its high-speed SerDes and low-latency DDR IP cores to leading customers, with test chips expected to tape out in the fourth quarter of this year. These products represent the first of a comprehensive portfolio of application-optimised 7nm solutions to be developed by Cadence.
Please click the links below to download the latest press releases from Cadence Design Systems, CA249
or visit the Cadence website: